Questions of the Reed-Solomon decoder implementation taking into 
account the FPGA architecture properties are considered. 
The designed high-speed Reed-Solomon decoder can be utilized 
in telecommunications and data storing arrays.